



09/695756

CofC

PATENT

I hereby certify that on the date specified below, this correspondence is being deposited with the United States Postal Service as first-class mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

October 3, 2006

Date

abeggs

Alexandra Beggs

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : Thomas W. Voshell

Attorney Docket No.: 500080.02

Patent No. : US 6,842,874 B1

Issued : January 11, 2005

Title : METHOD AND APPARATUS FOR REDUNDANT LOCATION ADDRESSING
USING DATA COMPRESSION

NOTIFICATION OF ERRORS

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

The following errors were noted in a review of the above-identified letters patent. One of these errors was inadvertently made in the original application, while the others occurred in the printing of the patent. Since the errors are of an obvious nature, a formal Certificate of Correction is not believed to be warranted at this time. Therefore, applicant requests that this notification be placed in the Patent and Trademark Office file.

<u>Column, Line</u>	<u>Reads</u>	<u>Should Read</u>
Item (56), References Cited, Other Publications, First NN8806199 Reference	"NN8806199(Improved Hash and Index Searching Techniques for Computers Using a Cache And/Or Virtual Memory; IBM Technical	--NN8806199 ("Improved Hash and Index Searching Techniques for Computers Using a Cache and/or Virtual Memory," IBM Technical Disclosure Bulletin,

	Disclosure Bulletin, Jun. 1988, US; vol. No.: 31, p. No.: 199-202).**	Jun. 1988, US, Vol. 31, pp. 199-202.)*--
Item (56), References Cited, Other Publications, Hancu Reference	"Hancu et al. "A concurrent test architecture for massively parallel computers and its error detection capability; IEEE Transactions on Parallel and Distributed Systems, pp.: 1169-1184, vol. 5, Issue: 11; Nov., 1994".**	--Hancu et al., "A Concurrent Test Architecture for Massively Parallel Computers and its Error Detection Capability," IEEE Transactions on Parallel and Distributed Systems, pp. 1169-1184, Vol. 5, Issue 11, Nov. 1994.*--
Item (56), References Cited, Other Publications, Sakai Reference	"Sakai et al. A wafer scale fail bit analysis system for VLSI memory yield Improvement; Proceedings of the 1990 International Conference on Microelectronic Test Structures, ICMTS 1990; pp.: 175-178, March 7, 1990.**	--Sakai et al, "A Wafer Scale Fail Bit Analysis System for VLSI Memory Yield Improvement," Proceedings of the 1990 International Conference on Microelectronic Test Structures, ICMTS 1990, pp. 175-178, March 7, 1990.*--
Item (56), References Cited, Other Publications, Park Reference	"Park et al. Address compression through base register caching, Microprogramming and Microarchitecture; Nov. 27-29, 1990; On pp.: 193-199; IEEE.**	--Park et al., "Address Compression Through Base Register Caching," Microprogramming and Microarchitecture, Nov. 27-29, 1990, pp. 193-199, IEEE.*--
Item (56), References Cited, Other Publications, Second NN8806199 Reference	"NN8806199(Improved Hash and Index Searching Techniques for Computers Using a Cache And/Or Virtual Memory; IBM Technical Disclosure Bulletin, Jun. 1988, US; vol. No.: 31, p. No.: 199-202).**	[Duplicate reference; should be omitted]

Item (56),	"NA8908427(Method of	--NA8908427 ("Method of
References Cited,	Identifying Non-Repairable	Identifying Non-Repairable Fail
Other Publications,	Fail Patterns; IBM Technical	Patterns," IBM Technical
NA8908427	Disclosure Bulletin, Aug.	Disclosure Bulletin, Aug. 1989,
Reference	1989, US; vol. No.: 32, Issue	US, Vol. 32, Issue 3A, pp. 427-
	No.: 3A,p. No.: 427-428).*"	428.)*--
Column 1, Line 10	"issued Oct. 20, 2000."	--issued Oct. 24, 2000.--
Column 3, Line 63	"compression, however"	--compression; however,--
Column 5, Line 24	"using the using the address"	--using the address--
Column 6, Line 25	"have-been executed."	--have been executed.--
Column 6, Line 32	"memory array cell a spare"	--memory array cell, a spare--
Column 6, Line 53	"are estimated"	--is estimated--
Column 9, Line 8	"memory,"	--memory;--
Column 10, Line 8	"otherwise, access"	--otherwise, accessing--

Respectfully submitted,

Date: Oct. 2, 2006

By: Edward W. Bulchis
Edward W. Bulchis, Reg. No. 26,847
Customer No. 27,076
Dorsey & Whitney LLP
1420 Fifth Avenue, Suite 3400
Seattle, WA 98101
(206) 903-8785
Attorneys of Record

EWB:tdp

Enclosure:
Postcard